We present in this paper a new approach to the three or four layer channel routing problem. Since two layer channel routing has been well studied, there are several two layer routers which can produce optimal or near optimal solution for almost all the practical problems. We develop a general technique which transforms a two layer routing solution systematically into a three layer routing solution. The solution transformation approach is different from previous approaches for three layer and multi-layer channel routing. Our router performs well in comparison with other three layer channel routers proposed thus far. In particular, it provides a 10-track optimal solution for the famous Deutsch's difficult example, whereas other well-known three layer channel routers required 11 or more tracks. We extend our approach to four layer channel routing. Given any two layer channel routing solution without unrestricted dogleg that uses w tracks, our router can provably obtain a four layer routing solution using no more than w /2 tracks. We also give a new theoretical upper bound d /2 + 2 for arbitrary four layer channel routing problems.
Introduction
A key problem in VLSI layout design and implementation is the channel routing problem. The two layer channel routing problem has been studied extensively in the past ten years [9, 21, 22, 4, 20] . There are several two layer channel routers which can produce channel routing solutions using at most 1 or 2 tracks more than channel density for most practical problems. With the advance in VLSI technology, utilization of more than two layers for signal routing has become feasible. As mentioned in [3] , such a possibility has been exploited in the design and implementation of a number of gate arrays. The Motorola 2900ETL macrocell array is a bipolar gate array which uses three metal layers for routing. As many as four metal layers are used by the masterslice array in the IBM 4331 system. In MOS technology the 1 megabit DRAM designed by Taguchi et al. uses four routing layers, three layers of polysilicon and one layer of metal. Thus, the design and implementation of channel routing algorithms using a small number of layers (usually 3 or 4 layers) not only is practical, but also becomes more and more important.
The multi-layer channel routing problem has been studied in the literature. Chen and Liu [5] presented a three layer channel router based on the net merging method used by Yoshimura and Kuh [22] for two layer channel routing. Bruell and Sun designed a "greedy" router for three layer channel routing and obtained the first 11 track solution for Deutsch difficult example. Braun et al. [2] implemented a multi-layer channel router which divides layers into several groups. Each group contains two or three layers and routing for each group is done by an extended two layer router YACR2 [20] . Enbody and Du [11] developed a multi-layer router using leading column heuristics and limited backtracking. As for theoretical results, Hambrusch [15] obtained some near optimal upper bounds for the case of two terminal nets allowing mixed wiring on the same layer. Brady and Brown [1] proposed an algorithm which produces asymptotically optimal results when the number of layers is large. However, their algorithm does not include the case of three layer routing. Also their bounds on four layer routing is quite loose for most known problems.
In this paper, we present a new approach to the three layer channel routing problem which can also be extended to the four layer channel routing problem easily. Instead of trying to build a three layer solution directly as in previous approaches, we take advantage of existing well designed two layer routers, and develop a method to transform a two layer routing solution systematically into a three layer routing solution. Our three layer router performs well in comparisons with other known three layer routers or multi-layer routers for all frequently quoted examples. In particular, we obtain a 10-track optimal three layer solution for the famous Deutsch's difficult example. For four layer channel routing, we can prove that our approach is guaranteed to produce a solution using no more than w /2 tracks, where w is the number of tracks used in a two layer routing solution without unrestricted dogleg. Consequently, we are able to obtain quite easily optimal four layer routing solutions for most examples in the literature, including Deutsch's difficult example. An extended abstract of this paper was presented in ICCAD-87 [7] .
Description of the Problem
A channel is a layered rectangular routing area with pins placed at the top and bottom edges. We assume that there is a grid superimposed over all the layers of the channel and that all terminals are on the grid points along the top and bottom edges of the channel. The channel routing problem is to connect pins in each net using a minimum number of tracks.
A valid routing solution must comply with the following design rules: (1) Wires may be routed only on grid edges. No two wires of different nets can share a common grid edge or a grid point. We say that there is a horizontal wiring violation if two horizontal wire segments share a grid edge or grid point. Similarly, we say that there is a vertical wiring violation if two vertical wires share a grid edge or a grid point. (2) Each layer is reserved for horizontal wires or vertical wires exclusively. We call a layer reserved for horizontal wires a horizontal layer, which will be denoted H. Similarly, we call a layer reserved for vertical wires a vertical layer , which will be denoted V. Fig. 1 shows an example of a valid two layer channel routing solution.
A via is used to connect two wire segments on two adjacent layers. Two vias are said to be adjacent if they belong to two different nets and are on two adjacent tracks at the same column. The number of the nets crossing a column is called the local density at that column. The maximum of all local densities is called the channel density, and is denoted d . In this paper, In general, introduction of doglegs may reduce the channel width [9] . If a dogleg of a net occurs at some column where a terminal of the net is located, we call the dogleg a restricted dogleg, otherwise, we call it an unrestricted dogleg.
A New Approach to Three Layer Channel Routing
There are two possible ways to assign layer types in three layer channel routing, one is VHV, and the other is HVH. In the VHV model, we can always use the left edge algorithm [16] to obtain a solution using d tracks, which is the best possible solution since we have only one horizontal layer. But such a solution is usually not the optimal solution for three layer channel routing. In the HVH model, we have two horizontal layers, lower bound on the number of tracks needed is d /2 . Although we can not always obtain a d /2 track solution due to the vertical wiring constraints, for most of the practical problems the HVH model uses fewer tracks than the VHV model. Because the solution for the VHV model is trivial and the HVH model is more economical, all prvious work, as well as this paper, are concentrated on the HVH model.
Overview of the Algorithm
Our basic approach is to transform a known two layer solution into a three layer solution. Let S be a two layer solution using w tracks t 1 , t 2 , . . . , t w . The general idea of our approach is to distribute the tracks evenly on the two horizontal layers. We assign t 1 to track 1 on layer 1, and t 2 to track 1 on layer 3, then t 3 to track 2 on layer 1, and t 4 to track 2 on layer 3, and so on. In general, we assign t 2k −1 to track k on layer 1 and t 2k to track k on layer 3. Two tracks in S that are assigned to the same track on the two horizontal layers are referred to as a folded pair of tracks. Because there is no horizontal wiring violation in the two layer solution S , there is no horizontal wiring violation among the horizontal tracks on layer 1 and 3. Then we try to use the vertical layer (layer 2) to connect horizontal wire segments as required in the two layer solution S column by column. However, there is no guarantee that we would not have introduced vertical violations on layer 2. For example, given the two layer solution shown in Fig. 1 , we assign t 1 , t 3 , and t 5 to track 1, 2, and 3 on layer 1, respectively, and assign t 2, t 4 , and t 6 to track 1, 2, and 3 on layer 3, respectively. For vertical connections, we can carry out the connections at column 1 and column 2 successfully as shown in Fig. 2 (a) and (b) , where the vertical cutting surface shows how the vertical connections are made at each column, i.e., we cut the channel at a column, then turn the cutting face around such that it faces readers on the paper. In a vertical cutting surface, horizontal lines represent connecting wires in layer 2, and short vertical lines represent vias introduced between layers.
For column 3, we want to carry out the connection as shown in Fig. 2 (c) . However, we note that there is a vertical violation. The two vertical wires at this column need to share a common grid point at track 1 on layer 2, which is not allowed according to our design rules. Such vertical violation is caused by adjacent vias in the two layer solution S between the two tracks in a folded pair. Because the two layer solution S does not have any vertical violation, it is easy to see that this is the only type of violaiton that might occur when we assign tracks to the two horizontal layers as described above. Without adjacent vias between every two tracks to be folded in the two layer solution, we can successfully complete the vertical connection column by column. Thus, we introduce the following definiton: Definition 3-1 Given a two layer channel solution S using tracks t 1 From the above discussion, we have the following claim: If S is a two layer solution using w tracks with a perfect track pairing, we can obtain a three layer solution using w /2 tracks. When adjacent vias exist between two tracks in a folded pair in the two layer solution, such adjacent vias must be eliminated in order to complete vertical connection. A simple yet effective way is to insert an empty track between the two tracks. Given a two layer soluiton S , we begin from the top and pair up tracks two by two. When we encounter adjacent vias between two tracks to be paired, we insert an empty track between these two tracks. Then we pair the upper track with the empty track and pair the lower track with the track below. We repeat the procedure until we obtain a perfect pairing. For example, given the two layer solution shown in Fig. 1 , we insert four empty tracks and obtain a perfect pairing as that shown in Fig. 3 .
For a given two layer solution S , we use e (S ) to denote the number of empty tracks we need to insert to obtain a perfect pairing. We call e (S ) the deficiency number of solution S . Thus, the deficiency number of the example shown in Fig. 1 is 4. Given a two layer soltion S using w tracks, we can obtain a three layer solution using 2 w + e (S ) tracks.
The key problem of our solution transformation technique is to modify a two layer solution S to obtain another two layer solution S ′ such that S ′ and S use the same number of tracks but e (S ′) < e (S ). There are two effective ways to modify a two layer solution S to reduce e (S ). One is track permutation, and the other is local rerouting. For a given two layer channel routing solution S , we may change the order of the tracks to obtain another valid two layer solution and eliminate some adjacent vias so that e (S ) decrease. In other words, we try a different track distribution ordering to avoid or reduce vertical wiring violation in the resulted three layer solution. For example, given the solution shown in Fig. 1 , if we exchange t 2 and t 3 , we eliminate the adjacent vias both between track 1 and 2 and between track 3 and 4 (Fig. 4) . Now we need only to insert 2 empty tracks to obtain a perfect pairing (Fig. 5) . Another effective way to reduce e (S ) is to do local rerouting to eliminate some of the adjacent vias. For the two layer solution in Fig. 4 , we can reroute net 4 at column 8 and 9 to obtain another two layer solution without adjacent vias between track 5 and 6 ( Fig. 6 ) so that the resulting solution has a perfect pairing.
Track Permutation
First, we shall discuss how the tracks in a valid two layer routiong solution can be permuted to yield another valid two layer routing solution. Let S be a two layer solution using tracks t 1 , t 2 , . . . , t w . Let π be a permutation on {1, 2, . . . ,w }. We use π(S ) to denote a two layer wiring configuration where the π(i )-th track of π(S ) is track t i in S , and at each solumn there is a vertical wire segment connecting the π(i )-th track and the π(j )-th track in π(S ) if and only if there is a vertical wire segment connecting t i and t j in S . π is a valid track permutation if π(S ) is a valid two layer solution. Since there is no horizontal violation in S , for any permutation π there will be no horizontal violation in π(S ). Thus, Definition 3-3 is equivalent to the definition that π is a valid track permutation if and only if π(S ) has no vertical violation. To characterize all valid track permutations, we introduce the notation of a track ordering graph. For the solution shown in Fig. 1 , its track ordering graph is shown in Fig. 7 . TOG is different from the vertical constraint graph (VCG) [22] since each vertex in TOG represents a track while each vertex in VCG represents a net. It is easy to see that for any routing solution S , TOG (S ) contains no directed cycle. The following two lemmas characterize valid track permutations.
The Track Ordering Graph of the Example in Fig. 1 .
w is a valid track permutation.
Lemma 3-2 Let S be a two layer routing solution with only restricted doglegs using track
For the proofs of these two lemmas, see [8] . The key problem to be discussed in this section is to obtain a valid track permutation π such that e (π(S )) is minimized for a given S . A valid track permutation π for a two layer solution S is said to be optimal if for any other valid track permutation π′, we have e (π(S )) ≤ e (π′(S )). In general, a given directed acyclic graph may have an exponential number of topological labelings. It seems that we might have to examine an exponential number of valid permutations in order to obtain an optimal one. However, it turns out that we can reduce the problem of finding an optimal track permutation of a given two layer solution to the two processor scheduling problem. Since the two processor scheduling problem can be solved in linear time, we can obtain the optimal track permutation in linear time. The nprocessor scheduling problem can be defined as follows:
. . , u m } is a finite collection of tasks, and TPG (U ) is a directed acyclic graph defined on U , called the task precedence graph.
Question Find two functions τ and σ: τ is a function from U to {1, 2, . . . }, and σ is a function from U to {1, 2, . . . , n }, such that (1) 
An intuitive explanation is that we have a set of tasks U , each of which can be executed on any one of the processors in P in unit time. Furthermore, task u i must be executed before task u j if there is a directed edge (u i , u j ) in TPG (S ). A schedule Q = (τ, σ) specifies that task u i would be executed at time τ(u i ) on processor σ(u i ). We want to minimize the completion time for all the tasks. The following theorem relates the problem of finding an optimal track permutation to the two processor scheduling problem. Theorem 3-1 Let S be a two layer channel routing solution using tracks t 1 , t 2 , . . . , t w . We construct an instance of the two processor scheduling problem Ω(S ) = <P , U ,TPG (U )> with P = {p 1 , p 2 }, U = {t 1 , t 2 ,... ,t w }, and TPG (U ) = TOG (S ). Then S has a valid track permutation π if and only if Ω(S ) has a schedule Q = {τ, σ} such that the completion time of Q equals to the number of pairs of a perfect track pairing of π(S ).
Proof If π is a valid track permutation, it corresponds to a topological labeling of TOG (S ). Suppose that after the insertion of empty tracks, we obtain a perfect pairing M of π(S ) with K pairs. We construct a schedule Q = <τ, σ> based on M as follows:
τ(t i ) = j , if t i is in the j-th folded pairing in M.
σ(t i ) = 2 if t i is the second track in a folded pair in M. 1 if t i is the first track in a folded pair in M.
Since TPG (U ) = TOG (S ), for any edge (t i , t j ) in TPG (U ), it is also an edge in TOG (S ). Thus, we have π(i ) < π(j ). Note that t i is the π(i )-th track in π(S ), thus,
, t i and t j are in the same pair in M , thus we have two tracks with adjacent vias in a same folded pair, which contradicts the fact that M is a perfect pairing. It follows that τ(t i ) < τ(t j ). Therefore, Q thus constructed is indeed a schedule for Ω(S ). Obivously, the completion time of Q equals to K .
On the other hand, if Q = <τ, σ> is a scheduling for <P , U , TPG (U )>, we sort U according to the pair (τ(t i ), σ(t i )). Let π(t i ) be the index that t i appears in the sequence. It is easy to verify that π thus defined is a topological labeling on TOG (S ). It follows that π(S ) is a valid track permutation. Now we construct a perfect pairing M of π(S ) as follows: Put t i in the σ(t i )-th position in the τ(t i )-th track pair, and put an empty track on the i -th position in the j -th pair if processor i is idle at time j (i = 1,2, 1 ≤ j ≤ T Q ). Because t i and t j are in the same pair only if τ(t i ) = τ(t j ), thus there is no edge (t i ,t j ) in TOG (S ). It follows that M is a perfect track pairing of π(S ). Obviously, the number of pairs in M equals to the completion of Q .
For the two layer solution shown in Fig. 1, Fig. 8 shows the task precedence graph in the corresponding two processor scheduling problem Ω(S ) and Fig. 9 shows a solution Q for Ω(S ) and Fig. 10 shows the track permutation π and the perfect pairing of π(S ) induced by Q .
From theorem 3-1, we conclude that finding an optimal track permutation of a given two layer solution is equivelant to finding an optimal solution of a two processor scheduling problem. For arbitrary n , n processor scheduling problem is NP-complete [14] . For fixed n (n ≥ 3), it is still open whether the n processor scheduling problem is NP-complete or polynomial time solvable. Fortunately, it has been known for more than a decade that two processor scheduling problem is polynomial time solvable [6, 12, 13] . According to the result by Gabow [13] , the two processor scheduling problem can be solved in linear time. Thus, we can obtain an optimal track permutation in time linear proportion to the number of the tracks in a given solution.
We note that the relative order of two tracks in a same folded pair may be changed to obtain another two layer solution with the same deficiency number. In terms of two processor scheduling, if two tasks can be executed at the same time, it does not matter which is executed by processor 1 and which is executed by processor 2. We will decide the order of two tracks within each folded pair in later stage so that local rerouting can be carried out more easily. We will discuss this in details in section 3.3 after we explain our local rerouting procedure so that readers may see the motivation for deciding relative ordering for folded track pairs.
Local Rerouting and Empty Track Insertion
We call a track paired with an empty track a singular track. Obviously, if we can remove all the adjacent vias between two adjacent singular tracks, we can pair these two tracks up and save two empty tracks. For the example shown in Fig. 10 obtained from the optimal solution of two processor scheduling problem, t 5 and t 6 are two singular tracks. If we can remove the adjacent vias at column 8 ( it turns out that we can), we shall obtain a perfect pairing with only three pairs.
We remove adjacent vias by carrying out local rerouting. The basic idea is that given a pair of adjacent vias between two singular tracks, we tentatively remove a via in the pair and try to reconnect the two seperated parts of the same net by a maze router avoiding the deleted via and without introducing new adjacent vias between folded pairs of tracks. If we complete the connection, we succeed. If not we try the same procedure for the other via before giving up. To be more illustrative, for the partial routing solution shown in Fig. 11 (a) , we remove via v 1 and try to connect the part of the net containing x with the part of the net containing the horizontal segment h 1 using a maze router (Fig. 11 (b) ). Our maze router is based on the classical wavefront algorithm of Lee [18] . We begin at x and expand in all possible directions at each step along unoccupied grid edges until we find a path to the part of the net containing h 1 (as shown in Fig. 11 (c) , if we can). For the solution shown in Fig. 10 , our local rerouting procedure yields the solution shown in Fig. 12(a) , which have a perfect pairing without inserted empty tracks.
In our maze router, we sometimes allow a short vertical wire in the horizontal layers. The same technique has been used in [2, 20] . But we have more restricted usage of such vertical wires. We only allow unit length vertical wire to be routed on the horizontal layer to connect a terminal on the top edge to the first track or a terminal on the bottom edge to the last track. These restrictions assure that the vertical segments in the horizontal layers will not block any horizontal tracks. Moreover, because these vertical wires are all connected to terminals and are all of unit length, there is no overlap of vertical wires in different layers. Thus, capacitive coupling will be negligible. Fig. 12 (b) shows an alternative way to remove the adjacent via between t 5 and t 6 in Fig. 10 using such short wires. Allowing to put a short vertical wires on the horizontal layers, we also assume that terminals in a channel can be accessed directly from any layer. If this assumption causes a problem in some design technologies, we can restrict our maze router not allowing such displacement of short vertical wires.
After eliminating adjacent vias between singular tracks as much as possible, if there still are singular tracks left, we insert empty tracks to obtain a perfect track pairing. An important observation is that after the insertion of an empty track, it is possible to do local rerouting again using inserted empty track to remove more adjacent vias between other singular tracks. Thus, to exploit the presence of an inserted empty track, we combine the steps of local reouting and empty track insertion in one iteration. Whenever we insert an empty track, we try to do more local rerouting.
Singular Track Shifting
As was pointed out above, if we can remove all the adjacent vias between two adjacent singular tracks, we can pair them up and save two empty tracks. However, if we have two singular tracks seperated by one or more track pairs as shown in Fig. 13 (a) , the local rerouting procedure described above would not help. In this case, we shall try to use maze router to remove all the adjacent vias between t 1 and t 2 . If we succeed, we pair t 1 and t 2 together and let t 3 be a singular track as shown in Fig. 13 (b) . Although we have not reduced the number of singular tracks by doing this, we move two singular tracks "closer" to each other. We call this procedure singular track shifting. In the next step, we try to remove all the adjacent vias between t 3 and t 4 and pair them up. If we succeed, we have two adjacent singular tracks t 5 and t 6 as shown in Fig.  13 (c) . If we succeed in eliminating adjacent vias bwtween them, we obtain a perfect pairing without inserting any empty tracks ( Fig. 13 (d) ). Because we never increase the number of singular tracks (which equals to the number of empty tracks we need to insert) when we carry out singular track shifting, we are guaranteed to obtain a solution at least as good as the original one.
In the following discussion, we use the term a track group to refer to either a singular track or a folded pair of tracks. When we do singular track shifting, we need to eliminate adjacent vias between tracks in two adjacent groups. For example, in Fig. 13 (a) , we need to remove eventually all the adjacent vias between t 1 and t 2 , t 3 and t 4 , and t 5 and t 6 . Thus, it is desirable to obtain an optimal track permutation using an optimal two processor scheduling algorithm such that the total number of adjacent vias between tracks in two adjacent groups is minimized.
An important observation is that as far as the number of singular tracks is concerned, the relative ordering of two tracks in the same pair is immaterial as mentioned at the end of section 3.2. Thus, we have complete freedom to switch the position of two tracks in a same folded pair. For the solution shown in Fig. 13 (a) , we can switch the position of either t 2 and t 3 or t 4 and t 5 to obtain another solution with same number of singular tracks. In general, if we have k pairs of tracks in a two layer solution S , we can obtain 2 k two layer solutions with the same number of singular tracks by switching the position of two tracks in each folded pair. We call each induced permutation of tracks a relative ordering arrangement of S . For each relative ordering arrangement δ, we define the cost of δ, denoted by c (δ), to be the total number of the adjacent vias between every two adjacent tracks in two adjacent groups. We want to select a relative ordering arrangement with the minimunm cost. Again, a straight forward computation have to examine all, possibly exponential in number, the relative ordering arrangements. But we can solve this problem efficiently by reducing it to the shortest path problem of a directed graph in polynomial time.
For a given two layer solution S obtained from the two processor scheduling problem, we construct a directed weighted graph as follows: For each track group, if it contains a singular track t k , we create a vertex labeled k ; if it contains a pair of tracks t i and t j , we create two vertices, one corresponds to t i above t j and is labeled ij , the other corresponds to t j above t i and is labeled ji . There is a directed edge between vertex u and v if their corresponding track groups are adjacent and the track group corresponding to u is above the track group corresponding to v , and the weight on the edge w (u , v ) equals to the number of adjacent vias between the corresponding groups when the track arrangement in each group is consistent with its corresponding vertex's labeling. We call the resulting graph the track group order graph of S , because each vertex in fact corresponds to a possible order of a track group. For convenience in later discussion, we introduce two artificial vertices s and t such that s is connected to all the vertices corresponding to the first track group with zero weighted edges, and t is connected to all the vertices corresponding to the last track group with zero weighted edges. For the example shown in Fig. 13 (a) , its track group order graph is shown in Fig. 14, where a (i , j ) stands for the number of adjacent vias between t i and t j if they are adjacent.
Theorem 3-2 Each relative ordering arrangement δ of S corresponds to a path P from s to t in the track group order graph such that c (δ) = w (P ), where w (P ) is the sum of the weights of all the edges in the path P .
Proof It is easy to see that each path P from s to t pass exact one vertex for every track group. Thus, it induces a relative ordering arrangement δ such that the relative ordering in each track pair is specified by the corresponding vertex appeared in the path P . By the definition of c (δ) and the definition of the weight of the edges in the graph. we have c (δ) = w (P ). Fig. 13 (a) .
On the other hand, given any relative ordering arrangement δ, for each track group we choose the vertex for that grack group such that the labeling of the vertex is consistent with the relative ordering arrangement δ. Obviously, all these vertices together with vertices s and t form a simple path from s to t . Again, we have c (δ) = w (P ) by definition.
Using the well known shortest path algorithm by Dijkstra [10] , we have the following claim: we can find a relative ordering assignment of a track permutation in quadratic time in term of the number of tracks. Fig. 15 shows a summary of our three layer channel routing algorithm. Let c be the number of columns in a given channel routing problem. Let w be the number of tracks used in the two layer solution S obtained from an existing channel router ( Usually w ≤ d + 2 for most problems). We have the following theorem on the complexity of our algorithm: Proof At step 1, we call an existing two layer router, which is not part of our implementation. Thus, its complexity is not included in our complexity analysis. In other words, we may assume the two layer solution has already been constructed, we need only to read in the solution in time proportional to its size of the solution, which is O (wc ).
Overall Complexity
Step 2 takes O (w ) time, and step 3 takes O (w 2 ) time. For step 4, we note that each execution of the while-loop will decrease the number of singular tracks at least by 1. Thus, the number of iterations of the whileloop is bounded by O (w ). Because there are at most wc adjacent vias, and to eliminate a pair of adjacent vias maze router takes O (wc ) time in the worst case, thus, the execution time of both step 4.1 and step 4.2 is bounded by O (w 2 c 2 ). Also, step 4.3 takes O (w ) time. It follows that the total time of step 4 is bounded by O (w 3 c 2 ) . Obviously, step 5 takes O (wc ) time. Thus, the whole algorithm runs in O (w 3 c 2 ) time. If the two layer solution we are given contains only restricted dogleg, the total number of adjacent vias is bounded by O (c ). Thus, the operation time for step 4.1 and step 4.2 is bounded by O (wc 2 ). Then, the running time of the whole algorithm is bounded by O (w 2 c 2 ).
corresponding four layer solution in four possible ways as shown in Fig. 16 depending on which layer t i and t j are assigned to.
If S has only restricted doglegs, according to property 2-2, at each column there are at most two vertical wires. Thus, we can complete all the vertical connections by the above wiring patterns without vertical violation. It follows that Theorem 4-1 Given a two layer routing solution using w tracks with only restricted doglegs, we can obtain a four layer routing solution using no more than w /2 tracks.
Applying this theroem, we can easily obtain an optimal four layer channel routing solution for the famous Deutsch's difficult example using 10 tracks from the 20 track two layer solution produced by Yashimura and Kuh [22] , their solution contains only restricted doglegs. If the original two layer solution S has unrestricted doglegs, the vertical connection method presented above still works well in most of the cases. The only exeception is that in some column, S has four adjacent vias such that the first one is on t 2k −1 , the second one is on t 2k , the third one is on t 2k +1 , and the fouth one is on t 2k +2 for some k . This situation is extremely rare in the two layer routing solutions. If it does occur, we can do local rerouting and insert empty tracks to remove it. Thus, our transformation method can always guarantee to generate a four layer solution. We are ...
...
... Fig. 16 Vertical Connection for Four Layer Channel Routing not going to elaborate the algorithm because the structure of the algorithm and the techniques used are very similar to those for three layer channel routing. It is worthwhile to mention that although we have two adjacent vertical layers v 1 and v 2 , the final solution will contain no overlapping vertical wires on the two vertical layers according to our transformation.
An Improved Theoretical Upper Bound
Our choice of layer type assignment HVVH may seem a little bit counter intuitive, because all previous works were based on the HVHV assignment. The advantage of the HVVH assignment is that when we switch from one vertical layer to the other vertical layer we do not block a track in the horizontal layers. Using HVVH assigmnent, we can improve the theoretical bound in [1] for four layer channel routing as shown in the following theorem. Proof Using the method in [1] by pairing up columns two by two and using two extra track at the top and the bottom of the channel for jogging, we can modify the problem such that two ...
... vertical wires at each column go in the same direction without increaseing the density. Then we assign the horizontal interval of each net to the tracks on two horizontal layers evenly according to the left edge algorithm [16] , which will use 2 d tracks in each layer at most. Then we do the vertical connection column by column. Suppose at column c , two vertical wires connected to the t i and t j (i < j ) and both of them go to top edge. We may route them in the following four possible ways as shown in Fig. 17 depending on which layer t i and t j lie on (Again, the vertical connections are shown by the vertical cutting surface at column c ).
Similar routing patterns can be designed for the two vertical wires going to the bottom edge at the same column. Thus, we can complete vertical connections successfully. where K is the minimum number of tracks allowed between two overlaped wires.
Experimental Results
We implemented our three layer channel router in Pascal and run our program on a Pyramid computer under Unix 4.2BSD. Table 5 -1 shows some of our experimental results. The example labeled YK3a, YK3b and YK3c are examples 3a, 3b and 3c respectively in Yoshimura and Kuh's paper [22] . The famouse Deutsch's difficult example is labeled Diff.. The example labeled D1, D2, and D3 are from GTE Layout published in [19] . The third column of the table indicates the two layer solution we started with and the number of tracks used in that two layer solution.
For all the examples in Table 1 our results are optimal. In particular, we obtained an optimal 10-track three layer solution for the well known Deutsch's difficlut example (Fig. 18 ) based on Burstein and Pelavin's 19 track two layer solution. Our track permutation technique and local rerouting technique are very powerful, in most of the cases, we can complete our transformation without inserting empty track. Also, the running time of our three layer router is very short, for all the example we tested, we obtained the result in less than 50 CPU seconds.
In general, our three layer channel router performs better than other known three layer channel routers. Table 2 shows a comparision with other routers on the common quoted examples. Our three layer consistently produce better solutions. C&L is the Chen and Liu's three layer channel router [5] based on Yoshimura and Kuh's net merging method for two layer routing [22] . B&S is the Bruell and Sun's three layer "greedy" channel router [3] . Chem is the multilayer channel router Chameleon by Braun et. al. [2] . E&D is the multilayer channel router by Enbody and Du, using limited backtracking [11] . For all test examples, our algorithm never do worse than its competitors.
Conclusion and Remarks
In this paper, we developed a new approach to the three layer channel routing problem based on the idea of transforming a two layer solution into a three layer solution. Our transformation consists of several steps, which can be formulated as a two processor scheduling, a maze routing and a shortest path problem, respectively. By using the best known algorithms for these well studied optimization problems, we can solve each subproblem optimally in polynomial time. Indeed, our router performs very well on a variety of test examples and runs fast enough for any practical use. Most of the techniques can be generalized to four layer channel routing.
Our maze router is quite effective in removing adjacent vias. Also there is a certain degree of freedom in our algorithm for further refinement. For example, when there are several adjacent vias between two singular tracks, the removal of one via may block the rerouting for the elimination of other adjacent vias. In our implementation, we simply follow the natural order of appearance to remove the adjacent vias one by one. A possible refinement is that to set up some measurement of the difficulty to remove an adjacent via, and to eliminate adjacent vias according to the order of decreasing difficulties. 
